

Data sheet acquired from Harris Semiconductor SCHS185C

September 1997 - Revised October 2003

# High-Speed CMOS Logic Dual Decade Ripple Counter

### **Features**

- Two BCD Decade or Bi-Quinary Counters
- One Package Can Be Configured to Divide-by-2, 4, 5,10, 20, 25, 50 or 100
- Two Master Reset Inputs to Clear Each Decade Counter Individually
- Fanout (Over Temperature Range)
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$  at  $V_{CC}$  = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,
     V<sub>II</sub> = 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility,  $I_I \le 1 \mu A$  at  $V_{OL}$ ,  $V_{OH}$

### Description

The CD74HC390 and 'HCT390 dual 4-bit decade ripple counters are high-speed silicon-gate CMOS devices and are pin compatible with low-power Schottky TTL (LSTTL). These devices are divided into four separately clocked sections. The counters have two divide-by-2 sections and two divide-by-5 sections. These sections are normally used in a BCD decade or bi-quinary configuration, since they share a common master reset (nMR). If the two master reset inputs (1MR and 2MR) are used to simultaneously clear all 8 bits of the counter, a number of counting configurations are possible within one package. The separate clock inputs ( $n\overline{CP0}$  and  $n\overline{CP1}$ ) of each section allow ripple counter or frequency division applications of divide-by-2, 4. 5, 10, 20, 25, 50 or 100. Each section is triggered by the High-to-Low transition of the input pulses ( $n\overline{CP0}$  and  $n\overline{CP1}$ ).

For BCD decade operation, the nQ0 output is connected to the n $\overline{CP1}$  input of the divide-by-5 section. For bi-quinary decade operation, the nO3 output is connected to the n $\overline{CP0}$  input and nQ0 becomes the decade output.

The master reset inputs (1MR and 2MR) are active-High asynchronous inputs to each decade counter which operates on the portion of the counter identified by the "1" and "2" prefixes in the pin configuration. A High level on the nMR input overrides the clock and sets the four outputs Low.

## **Ordering Information**

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HCT390F3A	-55 to 125	16 Ld CERDIP
CD74HC390E	-55 to 125	16 Ld PDIP
CD74HC390M	-55 to 125	16 Ld SOIC
CD74HC390MT	-55 to 125	16 Ld SOIC
CD74HC390M96	-55 to 125	16 Ld SOIC
CD74HCT390E	-55 to 125	16 Ld PDIP
CD74HCT390M	-55 to 125	16 Ld SOIC
CD74HCT390MT	-55 to 125	16 Ld SOIC
CD74HCT390M96	-55 to 125	16 Ld SOIC


NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel. The suffix T denotes a small-quantity reel of 250.

## **Pinout**

CD54HCT390 (CERDIP) CD74HC390, CD74HCT390 (PDIP, SOIC) TOP VIEW

1CP0 [	1		16 V <sub>CC</sub>
1MR	2	į	15 2CP0
1Q <sub>0</sub>	3	į	14 2MR
1 <u>CP1</u> [	4	[	13 2Q0
1Q <sub>1</sub>	5	[	12 2CP1
1Q <sub>2</sub>	6		11 2Q <sub>1</sub>
1Q <sub>3</sub>	7		10 2Q <sub>2</sub>
GND [	8		9 2Q <sub>3</sub>

# Functional Diagram



### TRUTH TABLE

INF	PUTS	
СР	MR	ACTION
1	L	No Change
<b>\</b>	L	Count
Х	Н	All Qs Low

#### **BCD COUNT SEQUENCE FOR 1/2 THE 390**

		OUTPUTS									
COUNT	Q0	Q1	Q2	Q3							
0	L	L	L	L							
1	Н	L	L	L							
2	L	Н	L	L							
3	Н	Н	L	L							
4	L	L	Н	L							
5	Н	L	Н	L							
6	L	Н	Н	L							
7	Н	Н	Н	L							
8	L	L	L	Н							
9	Н	L	L	Н							


Output nQ0 connected to  $n\overline{CP1}$  with counter input on  $n\overline{CP0}$ .

#### **B-QUINARY COUNT SEQUENCE FOR 1/2 THE 390**

		OUTI	PUTS	
COUNT	Q0	Q1	Q2	Q3
0	L	L	L	L
1	L	Н	L	L
2	L	L	Н	L
3	L	Н	Н	L
4	L	L	L	Н
5	Н	L	L	L
6	Н	Н	Н	L
7	Н	L	Н	L
8	Н	Н	Н	L
9	Н	L	L	Н

Output nQ3 connected to  $n\overline{CP0}$  with counter input on  $n\overline{CP1}$ .

$$<sup>\</sup>label{eq:hamiltonian} \begin{split} H &= \text{High Voltage Level}, \, L = \text{Low Voltage Level}, \, X = \text{Don't Care}, \\ \uparrow &= \text{Transition from Low to High Level}, \, \downarrow = \text{Transition from High to Low}. \end{split}$$



### **Absolute Maximum Ratings**

### 

#### **Thermal Information**

Thermal Resistance (Typical, Note 1)	$\theta_{JA}$ (°C/W)
E (PDIP) Package	67
M (SOIC) Package	
Maximum Junction Temperature	
Maximum Storage Temperature Range	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

### **Operating Conditions**

Temperature Range (T <sub>A</sub> )55°C to 125°C
Supply Voltage Range, V <sub>CC</sub>
HC Types2V to 6V
HCT Types
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> 0V to V <sub>CC</sub>
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

### **DC Electrical Specifications**

		TEST CONDITIONS		TEST CONDITIONS		1		1		v <sub>cc</sub>		25°C		-40°C 1	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS						
HC TYPES																		
High Level Input	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	V						
Voltage				4.5	3.15	•	-	3.15	-	3.15	-	V						
				6	4.2	•	-	4.2	-	4.2	-	V						
Low Level Input	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V						
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V						
				6	-	-	1.8	-	1.8	-	1.8	V						
High Level Output	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	2	1.9	-	-	1.9	-	1.9	-	V						
Voltage CMOS Loads						-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V			
omeo Loado			-0.02	6	5.9	-	-	5.9	-	5.9	-	V						
High Level Output	7				-	-	-	-	-	-	-	-	-	V				
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V						
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V						
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V						
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V						
						0.02	6	-	-	0.1	-	0.1	-	0.1	V			
Low Level Output	1		-	-	-	-	-	-	-	-	-	V						
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V						
112 20000			5.2	6	-	-	0.26	-	0.33	-	0.4	V						
Input Leakage Current	II	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μΑ						
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	6	-	-	8	-	80	-	160	μΑ						

# DC Electrical Specifications (Continued)

		TE: CONDI	_	Vcc		25°C		-40°C 1	O 85°C	-55°C T	O 125°C				
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(S)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS			
HCT TYPES															
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V			
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V			
High Level Output Voltage CMOS Loads	Voн	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V			
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V			
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V			
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V			
Input Leakage Current	lį	V <sub>CC</sub> and GND	0	5.5	-	-	±0.1	-	±1	-	±1	μΑ			
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5	-	-	8	-	80	-	160	μА			
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI <sub>CC</sub> (Note 2)	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μΑ			

### NOTE:

### **HCT Input Loading Table**

INPUT	UNIT LOADS
n <del>CP0</del>	0.45
nCP1, MR	0.6

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Table, e.g., 360µA max at  $25^{\rm o}C.$ 

## **Prerequisite for Switching Specifications**

			25°C			-40°C TO 85°C		-55°C TO 125°C		
CHARACTERISTIC	SYMBOL	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES								-		
Maximum Clock	f <sub>MAX</sub>	2	6	-	-	5	-	4	-	MHz
Frequency		4.5	30	-	-	24	-	20	-	MHz
		6	35	-	-	28	-	24	-	MHz
Clock Pulse Width,	t <sub>W</sub>	2	80	-	-	100	-	120	-	ns
nCP0, nCP1		4.5	16	-	-	20	-	24	-	ns
		6	14	-	-	17	-	20	-	ns

<sup>2.</sup> For dual-supply systems theoretical worst case ( $V_I = 2.4V$ ,  $V_{CC} = 5.5V$ ) specification is 1.8mA.

# Prerequisite for Switching Specifications (Continued)

			25°C			-40°C 1	O 85°C	-55°C T		
CHARACTERISTIC	SYMBOL	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Reset Removal Time	t <sub>REM</sub>	2	70	_	-	90	-	105	-	ns
		4.5	14	-	-	18	-	21	-	ns
		6	12	-	-	15	-	18	-	ns
Reset Pulse Width	t <sub>W</sub>	2	50	-	-	65	-	75	-	ns
		4.5	10	-	-	13	-	15	-	ns
		6	9	-	-	11	-	13	-	ns
HCT TYPES	•		•					•		
Maximum Clock Frequency	f <sub>MAX</sub>	4.5	27	-	-	22	-	18	-	MHz
Clock Pulse Width, nCP0, nCP1	t <sub>W</sub>	4.5	19	-	-	24	-	29	-	ns
Reset Removal Time	t <sub>REM</sub>	4.5	15	-	-	19	-	22	-	ns
Reset Pulse Width	t <sub>W</sub>	4.5	13	-	-	16	-	20	-	ns

# Switching Specifications Input $t_{\text{r}}, \, t_{\text{f}} = 6 \text{ns}$

		TEST V <sub>CC</sub> 25°C				-40°C	го 85°С	-55 <sup>0</sup> C T			
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES											
Propagation Delay (Figure 1)	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	2	-	-	175	-	220	-	265	ns
$n\overline{CP0}$ to $nQ_0$	t <sub>PHL</sub>		4.5	-	-	35	-	44	-	53	ns
		C <sub>L</sub> =15pF	5	-	14	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	30	-	37	-	45	ns
nCP1 to nQ <sub>1</sub>	t <sub>PLH,</sub>	C <sub>L</sub> = 50pF	2	-	-	185	-	230	-	280	ns
	t <sub>PHL</sub>		4.5	-	-	37	-	46	-	56	ns
			6	-	-	31	-	39	-	48	ns
nCP1 to nQ <sub>2</sub>	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	2	-	-	245	-	305	-	370	ns
	t <sub>PHL</sub>		4.5	-	-	49	-	61	-	74	ns
			6	-	-	42	-	52	-	63	ns
nCP1 to nQ <sub>3</sub>	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	2	-	-	180	-	225	-	270	ns
	t <sub>PHL</sub>		4.5	-	-	36	-	45	-	54	ns
			5	-	15	-	-	-	-	-	ns
			6	-	-	31	-	38	-	46	ns
nCP0 to nQ3	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	2	-	-	365	-	455	-	550	ns
$(nQ_0 \text{ connected to } n\overline{CP1})$	tPHL		4.5	-	-	73	-	91	-	110	ns
			6	-	-	62	-	77	-	94	ns
MR to Q <sub>n</sub>	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	2	-	-	190	-	240	-	285	ns
	t <sub>PHL</sub>		4.5	-	-	38	-	48	-	57	ns
		C <sub>L</sub> =15pF	5	-	16	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	32	-	41	-	48	ns


# Switching Specifications Input $t_r$ , $t_f$ = 6ns (Continued)

		TEST	Vcc		25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	-	75	-	95	-	110	ns
(Figure 1)			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Input Capacitance	C <sub>IN</sub>	C <sub>L</sub> = 50pF	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C <sub>PD</sub>	C <sub>L</sub> =15pF	5	-	28	-	-	-	-	-	pF
HCT TYPES	•								•	•	
Propagation Delay (Figure 1)	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	4.5	-	-	40	-	50	-	60	ns
n <del>CP0</del> to nQ <sub>0</sub>	<sup>t</sup> PHL	C <sub>L</sub> =15pF	5	-	17	-	-	-	-	-	ns
nCP1 to nQ <sub>1</sub>	t <sub>PLH,</sub>	C <sub>L</sub> = 50pF	4.5	-	-	43	-	51	-	65	ns
nCP1 to nQ <sub>2</sub>	t <sub>PLH,</sub>	C <sub>L</sub> = 50pF	4.5	-	-	55	-	69	-	83	ns
nCP1 to nQ <sub>3</sub>	t <sub>PLH,</sub> t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	42	-	53	-	63	ns
		C <sub>L</sub> =15pF	5	-	18	-	-	-	-	-	ns
nCP0 to nQ2 (nQ <sub>0</sub> connected to nCP1)	t <sub>PLH,</sub> t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	84	-	105	-	126	ns
MR to Q <sub>n</sub>	t <sub>PLH,</sub>	C <sub>L</sub> = 50pF	4.5	-	-	42	-	53	-	63	ns
	<sup>t</sup> PHL	C <sub>L</sub> =15pF	5	-	18	-	-	-	-	-	ns
Output Transition	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	15	-	19	-	22	ns
Input Capacitance	C <sub>IN</sub>	C <sub>L</sub> =15pF	-	-	-	10	-	10	-	10	pF
Power Dissipation Capacitance (Notes 3, 4)	C <sub>PD</sub>	C <sub>L</sub> =15pF	5	-	32	-	-	-	-	-	pF

#### NOTES:

- 3.  $C_{\mbox{\scriptsize PD}}$  is used to determine the dynamic power consumption, per multiplexer.
- 4.  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where  $f_i$  = Input Frequency,  $C_L$  = Output Load Capacitance,  $V_{CC}$  = Supply Voltage.

# Test Circuits and Waveforms








FIGURE 2. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC





17-May-2014

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
5000 0000 1011451	(1)	ODID		- 40		(2)	(6)	(3)	55 / 405	(4/5)	
5962-9098401MEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9098401ME A CD54HCT390F3A	Samples
CD54HCT390F3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9098401ME	
CD34HC1390F3A	ACTIVE	CDIF	J	10	'	IBD	A42	N/A loi Fkg Type	-55 to 125	A CD54HCT390F3A	Samples
00741100005	A O.T.) (F.	DDID			0.5		OLLANDD ALL	NI/A C DI T	55 / 405		
CD74HC390E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC390E	Samples
CD74HC390EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC390E	Samples
CD74HC390M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC390M	Samples
CD74HC390M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC390M	Samples
CD74HC390M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC390M	Samples
CD74HC390M96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC390M	Samples
CD74HC390ME4	ACTIVE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125		Samples
CD74HC390MG4	ACTIVE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125		Samples
CD74HC390MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC390M	Samples
CD74HC390MTE4	ACTIVE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125		Samples
CD74HC390MTG4	ACTIVE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125		Samples
CD74HCT390E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT390E	Samples
CD74HCT390EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT390E	Samples
CD74HCT390M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	НСТЗ90М	Samples
CD74HCT390M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	НСТ390М	Samples



## PACKAGE OPTION ADDENDUM

17-May-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HCT390M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	НСТ390М	Samples
CD74HCT390M96G4	ACTIVE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125		Samples
CD74HCT390ME4	ACTIVE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125		Samples
CD74HCT390MG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	НСТ390М	Samples
CD74HCT390MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT390M	Samples
CD74HCT390MTE4	ACTIVE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125		Samples
CD74HCT390MTG4	ACTIVE	SOIC	D	16		TBD	Call TI	Call TI	-55 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## PACKAGE OPTION ADDENDUM

17-May-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54HCT390, CD74HCT390:

Catalog: CD74HCT390

Military: CD54HCT390

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications




### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC390M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT390M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1





\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC390M96	SOIC	D	16	2500	333.2	345.9	28.6
CD74HCT390M96	SOIC	D	16	2500	333.2	345.9	28.6

## 14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>